

United States Patent and Trademark Office

M

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/695,335		10/28/2003	Jeffrey P. Gambino	BUR920010040US2	BUR920010040US2 4853	
24241	7590	04/06/2005	EXAMINER		INER	
IBM MICI			RAO, SHRINIVAS H			
INTELLECTUAL PROPERTY LAW 1000 RIVER STREET				ART UNIT	PAPER NUMBER	
972 E			2814			
ESSEX JUNCTION, VT 05452				DATE MAILED: 04/06/2005	DATE MAILED: 04/06/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/695,335	GAMBINO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Steven H. Rao	2814				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a rep - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailir earned patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply oly within the statutory minimum of thirty (30 will apply and will expire SIX (6) MONTHS te, cause the application to become ABANI	be timely filed O) days will be considered timely. From the mailing date of this communication. DONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on <u>02 February 2005</u> . a) This action is FINAL . 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) ☐ Claim(s) 13-20 is/are pending in the application 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 13-20 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	awn from consideration.					
Application Papers						
9) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomposed and applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the E	cepted or b) objected to by to drawing(s) be held in abeyance.	See 37 CFR 1.85(a). s objected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documen 2. Certified copies of the priority documen 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	ts have been received. ts have been received in Appli prity documents have been rec au (PCT Rule 17.2(a)).	ication No reived in this National Stage				
Attachment(s)						
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 		mary (PTO-413) ail Date nal Patent Application (PTO-152)				

Application/Control Number: 10/695,335

Art Unit: 2814

Response to Amendment

Applicants' amendment filed on January 26, 2005 has been entered and forwarded to the examiner on February 02, 2005.

Therefore claims 13and 16 as amended by the amendment and claims 14-15 and 17-20 as originally filed are currently pending in the Application.

Claims 1-12 were previously cancelled.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 13-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Augusto (U.S. Patent No. 5,963,800 herein after Augusto) .

With respect to claim 13 Augusto describes a thin film insulating (Fin) metal oxide semiconductor field effect transistor (MOSFET) comprising: a bottom Sicontaining layer, (Augusto col. 10 lines 3-5) an insulating region present atop said bottom Si-containing layer, (Augusto fig. 3 # 5,7 col. 11 lines 29-46) said insulating region having at least one partial opening therein; (Augusto figure 3 # 5) a gate region formed in said partial opening, (Augusto fig. 3 # 13) said gate region comprising two regions of gate conductor that are separated from vertical channel regions by an insulating film, (Augusto fig. 3 # 13 separated from 3 by 11, vertical channel- title etc.)

Application/Control Number: 10/695,335

Art Unit: 2814

said insulating film comprising a gate dielectric and having opposite vertical surfaces adjacent to the channel regions; (Augusto e.g. figure 3 gate insulator # 11) source/drain diffusion regions abutting said gate region, (Augusto figure 3 # 5',7' (source) and #1' (drain) abutting gate 13) said source/drain diffusion regions having junctions that are self-aligned to the vertical channel regions and the gate region; (Augusto e.g. figure 3 # 5',7' (source) and #1',15 (drain) self-aligned with channel 3, 3') and insulating spacers that separate the gate region and the source/drain diffusion region formed orthogonal to said insulating film. (Augusto figure 3 spacer not numbered orthogonal to gates 13) to thereby provide a double-gated/double-channel MOSFET device.

The presently newly added limitation "to thereby provide a double-gated/double-channel MOSFET device " is taken to be an intended use recitation and cannot be given patentable weight. (It is noted that Applicants' preamble of claim 13 already recites a PIN MOSFET which device is recited.

It has been held that a recitation with respect to the manner in which claimed apparatus is intended to be employed does not differentiate the claimed apparatus from priori art apparatus satisfying the claimed structural limitations. Ex parte Masham 2 USPQ602(CCPA 1987).

Even assuming Applicants' recite the structure for the double gated/double channel MOSFET, the same is described in Augusto e.g figures

Application/Control Number: 10/695,335

Art Unit: 2814

With respect to claim 14 Augusto describes the Fm MOSFET of Claim 13 wherein said insulating region includes an insulating layer of an SOI material. (Augusto col. 25 lines 65-66).

With respect to claim 15 Augusto describes the Fm MOSFET of Claim 13 wherein said partial opening exposes a portion of said insulating layer of said SOI material. (Augusto figures 9.4, 15.1, etc.)

With respect to claim 16 Augusto describes the Fm MOSFET of Claim 13 wherein said insulating film is formed surrounding a portion of a Si-containing layer. (Augusto figure 9.4, 15.1 insulators on sides)

With respect to claim 17 Augusto describes the Fm MOSFET of Claim 16 wherein said gate dielectric is comprised of an oxide, a nitride, an oxy nitride or any combination or multi layer thereof. (Augusto figure 15.1, col. 27 lines 5-65).

With respect to claim 18 Augusto describes the Fm MOSFET of Claim 13 wherein said regions of gate conductor are each comprised of polysilicon, amorphous Si, a conductive elemental metal, an alloy of a conductive elemental metal, a nitride or silicide of a conductive elemental metal or multi layers thereof. (Augusto col. 6 line 50 and PMOS or NMOS by definiation is a metal gate)

With respect to claim 19 Augusto describes the Fm MOSFET of Claim 13 further comprising silicide regions formed atop said source/drain diffusion regions. (Augusto col. 6 line 50).

Art Unit: 2814

With respect to claim 20 Augusto describes the Fm MOSFET of Claim 13 wherein said source/drain diffusion regions are formed in a portion of a patterned Sicontaining layer. (Augusto figure 7 (s) and (d) formed in patterned Sicontaining layer).

Response to Arguments

Applicant's arguments filed 02/02/05 have been fully considered but they are not persuasive for the following reasons.

Applicants' argument that, "Augusto does not describe a device having vertical channels because according to Applicants' Augusto describes /illustrates a vertical MISFET therefore Augusto device must have a horizontal channel region" is nt persuasive because Augusto's title reads:

[54] CMOS INTEGRATION PROCESS HAVING VERTICAL CHANNEL

Therefore Applicants' above argument is not persuasive. Further examples of vertical channel are also shown in figures (eg.3, etc.) and description of Augusto.

It is suggested that Applicants' include the structural elements of the their device that they claim are different from Augusto's structure so that hey can distinguish their claims (including the structural limitations) from Augusto.

As Augusto describes vertical channel regions the present claim recitation does not patentably distinguish over Augusto.

Applicants' contention that Augusto additionally does not teach the following is not persuasive for the following reasons :

a) insulating spacers that separate the gate region and the source/drain diffusion (Augusto figure 3 spacer not numbered orthogonal to gates 13)

Patent Examin Warch /29/2003

- b) gate region comprising two regions of gate conductor that are separated from vertical channel regions by an insulating film, (Augusto fig. 3 # 13 separated from 3 by 11, vertical channel- title etc.) said insulating film comprising a gate dielectric (Augusto figure 3-gate insulator).
- c) The final FIN MOSFET devices having insulating spacers (Augusto figure 3).
- d) The limitation shortening the gate length of the MOSFET to sub 0.05 um is not given patentable weight as presently not recited in the claims.

Therefore all of Applicants' arguments are not persuasive and all pending claims finally rejected.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Steven H. Rao whose telephone number is (571) 272-1718. The examiner can normally be reached on 8.00 to 5.00.

The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/ LOXIG PHAM RIMARY EXAMINER